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ABSTRACT
We can use a hybrid memory system consisting of DRAM
and Intel®Optane™DC Persistent Memory (We call it
“DCPM” in this paper) as DCPM is now commercially avail-
able since April 2019. Even if the latency for DCPM is
several times higher than that for DRAM, the capacity for
DCPM is several times higher than that for DRAM and
the cost of DCPM is also several times lower than that
for DRAM. In addition, DCPM is non-volatile. A Server
with this hybrid memory system could improve the perfor-
mance for in-memory database systems and virtual machine
(VM) systems because these systems often consume a large
amount of memory. Moreover, a high-speed shared storage
system can be implemented by accessing DCPM via remote
direct memory access (RDMA). I assume that some of the
DCPM is often assigned as a shared area among other re-
mote servers because applications executed on a server with
a hybrid memory system often cannot use the entire capac-
ity of DCPM. This paper evaluates the interference between
local memory access and RDMA from a remote server. As a
result, I indicate that the interference on this hybrid memory
system is significantly different from that on a conventional
DRAM-only memory system. I also believe that some kind
of throttling implementation is needed when this interfer-
ence occures.
1. INTRODUCTION
In recent years, many kinds of persistent memory (PM)
[2] have been under research and development, and some
achievements have been merged into products for solid state
drives (SSDs) and dual inline memory modules (DIMMs).
Intel was commercially available for Intel®Optane™DCPer-
sistent Memory (We call it “DCPM” in this paper) [7] in
April of last year. DCPM is connected to a computer system
via a DIMM slot and is available not only for memory but
also for storage [8, 14]. DCPM also has a byte-addressable
feature, its latency is two to five times higher than that of
DRAM’s latency [11, 16], and its capacity is up to 3 TB
per CPU socket. For example, a server system that has a
two-socket CPU can implement a capacity of up to 6 TB for
DCPM.
DCPM must be mounted with DRAM. Its capacity is
larger than that of DRAM and it is non-volatile. A server
with DCPM is often used in the operation of an in-memory
.
database system or virtual machine (VM) because these ap-
plications need to use a large amount of memory capacity.
In particular, there has been much research [1, 12, 15] on
in-memory database systems using this hybrid memory sys-
tem. In the VM field, a server can operate a higher num-
ber of VMs by using the hybrid memory system. However,
I think that there are many use cases in which a server
with this hybrid storage system does not consume the entire
DCPM capacity when executing applications on the server.
In these cases, we can operate the unused DCPM capac-
ity as shared memory or storage among non-DCPM servers.
A non-DCPM server can execute high-throughput and low-
latency communication by using remote direct memory ac-
cess (RDMA), which is supported by InfiniBand™etc. In a
word, this hybrid memory system might be accessed from
local applications and remote applications simultaneously.
By the way, Imamura et al.[6] reported that the interfer-
ence on this hybrid memory system is significantly different
from that on a conventional DRAM-only memory system
when several applications were executed on same server si-
multaneously. Therefore, I assume that similar interference
will occur when the hybrid memory system is accessed from
local applications and remote applications simultaneously.
In this paper, I evaluated interference in case that DRAM
access from a local server and DCPM access from a remote
non-DCPM server were executed simultaneously. I used
the Intel®Memory Latency Checker ( We call it “MLC”
in this paper) [10] as the DRAM access application and the
ib write bw, which is one of the InfiniBand Verbs Perfor-
mance Tests[13], extended tool as the DCPM access applica-
tion. I called this ib write bw extended tool “ib write bw+”.
Then, I indicate that the interference on this hybrid memory
system is significantly different from that on a conventional
DRAM-only memory system. I moreover propose that some
kind of throttling technique for DCPM access from remote
non-DCPM server is needed when this interference occurs.
2. BACKGROUND
2.1 What is persistent memory (PM)
Much research has been done in the persistent memory
(PM) field. Compared with DRAM, its strong points are
that it is low in cost and has a large capacity, and its weak
point is that its write latency is high. Its write latency
is about two to five times higher than that of DRAM [2]
. Consumers can currently use PM because Intel released
Intel®Optane™DC Persistent Memory (DCPM) in April
2019. Compared with DRAM, DCPM’s features are byte-
Figure 1: Intel CPU configuration with DCPM
addressable, non-volatile, 4 times larger capacity, 2 to 5
times higher write latency, and several times lower giga
byte costs[6]. Consumers can use larger capacity DCPM in
the near future because Intel®plans to update the current
DCPM.
2.2 Hybrid memory system using DCPM and
DRAM
Figure 1 shows the configuration of a CPU with DCPM.
The CPU cores, memory controller (MC), and PCI Express
(PCIe) are connected by an interconnect. The MC has mul-
tiple channels (CHs), and each CH is connected to both
DRAM and DCPM. DCPMmust be connected to a CH with
DRAM. When an application accesses the DCPM area by
InfiniBand RDMA, the access path for RDMA is from PCIe
to MC via the interconnect. The path does not include the
CPU’s last level cache (LLC).
2.3 How to access DCPM from application
A hybrid memory system consisting of DRAM and DCPM
needs to set either memory mode or app direct mode[8].
Memory mode treats DCPM as volatile memory, and DRAM
is the cache area of DCPM. The cache control mechanism is
installed on MC.
App direct mode treats DCPM as non-volatile memory.
Linux supports three access methods for DCPM : block de-
vice, filesystem dax, and device dax[3]. When using the
block device access method, the traditional filesystems can
be executed on DCPM. But, these filesystems cannot use
the maximum performance of DCPM because of block unit
access. Filesystem dax maps the DCPM area to an applica-
tion’s address space directly by using dax supported filesys-
tems. Device dax maps the DCPM area to an application’s
address space directly by using a device dax driver. The
device dax is the best method for getting the most out of a
DCPM’s performance.
Linux also has a patch that treats DCPM as normal RAM
[4]. The patch can be used to mount the entire DCPM area
on a NUMA node by using the device dax method, and an
application can allocate the memory area from the DCPM
area by using the Linux numactl command.
3. EVALUATION
3.1 Overview
Figure 2: Evaluation system
I wanted to clarify the interference when DRAM or DCPM
access from a local server and DCPM access from a remote
non-DCPM server are executed simultaneously. The appli-
cation for the local server was the Intel®Memory Latency
Checker (Intel MLC), and the application for remote non-
DCPM server was the extended ib write bw. As mentioned
the extended ib write bw is called “ib write bw+”. The
evaluation considerd MLC-only performance, ib write bw+-
only performance, and the performance when executing MLC
and ib write bw+ simultaneously. The evaluation also used
the Platform Profiler feature of Intel®VTune Amplifier 2019[9]
to clarify the internal throughput and latency for both DCPM
and DRAM.
3.2 Environment
3.2.1 System configuration
Figure 2 shows the evaluation system. A server with
DCPM and a server without DCPM were connected by two
InfiniBand paths. The server with DCPM consisted of a 16-
core Xeon Gold 5218 (Cascade Lake) x2, 192 GB of DRAM,
and 812 GB of DCPM (256 GB x 6). I also set six DCPM
DIMMs as one DCPM area by using interleaved app direct
mode. The server was also installed with the NUMA node
patch described in Section 2.3. Then, NUMA node 0 and 1
were mounted to DRAM, and NUMA 2 and 3 were mounted
to DCPM. SUSE Linux Enterprise 15 (5.0.0-rc1-25.25) was
also installed on the server.
The server without DCPM consisted of a 16-core Xeon E5-
2650L (Sandy Bridge) x2 and 32 GB of DRAM. Fedora30
(5.1.12-300.fc30) was also installed.
Two InfiniBand Host Channel Adapters (HCA) were also
installed on both servers, and these servers were connected
directly by using the InfiniBand. The HCA’s bandwidth is
100 Gbps per direction, and teh total bandwidth is 200 Gbps
per direction.
3.2.2 Intel MLC
In this paper, MLC version 3.7 was used, and the hy-
brid memory system was evaluated by using loaded latency
mode. Its read/write option was R (Read only), W2 (2:1
read-write ratio), and W5 (1:1 read-write ratio). Its memory
size was 4 GB, so the effect of CPU cache can be ignored.
Its offset setting was random (rand) and sequential (seq),
and its NUMA node was 0 (DRAM) or 2 (DCPM).
3.2.3 ib_write_bw+
I downloaded and investigated the source code for Infini-
Band Verbs Performance Tests 3.0 (March 2015). In par-
ticular, I carefully investigated the ib write bw source code
which included the RDMA test. Then, the ib write bw re-
peatedly executed RDMA with the same source and desti-
nation address, and no tool existed for the read/write mixed
RDMA test. Most real applications using RDMA often ac-
cess various source/destination addresses, and their oper-
ations were mostly read-write mixed. Then, I added the
following features to the ib write bw.
• Setting any size for RDMA buffer (in this evaluation,
10 MB was set).
• Choosing three operations [Read only, Write only, Read/Write
mixed (1:1)].
• Choosing two RDMA offset updates (random, sequen-
tial). The offset is updated in the RDMA buffer.
In the evaluation, ten-multiplex ib write bw+ was used
(See Figure 2). I decided on this in a preliminary experiment
to create sufficient memory access for DCPM.
3.3 How to evaluate hybrid memory system
To understand the performance without interference, both
ib write bw+-only and MLC-only were evaluated. Then,
the interference performance when co-executing ib write bw+
and MLC was evaluated. I can understand the performance
degradation by comparing its interference performance and
its unit performance. Moreover, to find which conditions in-
creased the interference, both ib write bw+ and MLC were
executed simultaneously while changing their parameters.
3.4 Results
3.4.1 ib_write_bw+ only
The ib write bw+ server was executed on the server with
DCPM and the ib write bw+ client was executed on the
server without DCPM. The RDMA buffer for the server was
set on both DRAM and DCPM. In order to generate enough
IO traffic, ten-multiplex execution was done. Figure 3 shows
the results for a random RDMA offset, and Figure 4 shows
those for a sequential RDMA offset. The RDMA size was
changed from 2 KB to 64 KB, and the RDMA operation was
Read, Write, and Read/Write mixed.
First, the results for the random RDMA offset are dis-
cussed. When executing RDMARead, there was near through-
put even when the server’s RDMA buffer was changed from
DRAM to DCPM. In particular, there was almost the same
throughput when the RDMA size was more than 8 KB.
When executing RDMAWrite and RDMARead/Write mixed,
the throughput setting the server’s RDMA buffer to DRAM
was three times higher than that setting the server’s RDMA
buffer to DCPM. This is because of the higher write latency
for DCPM.
Second, the results for the sequential RDMA offset are
discuessed. The results for RDMA Read were similar to the
results for the random RDMA offset. However, the results
for RDMAWrite and Read/Write mixed were different from
those for the random offset. Executing RDMA Write, the
difference between the DRAM and DCPM throughput de-
creased when a bigger RDMA size was used. Both through-
puts matched at an RDMA size if 64 KB. These results may
have an effect on write buffer of MC. Executing RDMA
Read/Write mixed, both throughputs reached 30 GB/sec
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Figure 3: RDMA random throughput (MB/sec)
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Figure 4: RDMA sequential throughput (MB/sec)
when the RDMA size 64 KB. This is because the total bidi-
rectional bandwidth reached 400 Gbps.
3.4.2 MLC only
Table 1 shows the results described in Section 3.2.2. Thers
was one thread execution for MLC. The results indicate that
the MLC throughputs with DRAM were three to four times
higher than those with DCPM.
3.4.3 Interference between ib_write_bw+ and MLC
MLC performance.
Figure 5 shows the MLC throughput when ib write bw+
and MLC were co-executed. The X-axis indicates the con-
ditions for these evaluations. R, W2, and W5 are the MLC
options described in Section 3.2.2. The server’s memory area
for ib write bw+ was both DRAM and DCPM, and its other
options were 4-KB RDMA size, random offset, Read/Write
mixed operation, and ten-multiplex execution because these
options are the condition that generates the most IO ac-
Table 1: Throughput for MLC only (MB/sec)
R W2 W5
rand+DCPM 2632 2592 2326
seq+DCPM 4042 5247 5715
rand+DRAM 6733 8576 7758
seq+DRAM 12414 17213 19943
04000
8000
12000
16000
20000
R W2 W5 R W2 W5 R W2 W5
MLC only MLC + RDMA (DCPM) MLC + RDMA (DRAM)
T
h
ro
u
g
h
p
u
t 
(M
B
/s
e
c)
rand+DCPM seq+DCPM rand+DRAM seq+DRAM
MLC op!ons
Figure 5: MLC results when executing ib write bw+
4KB, random offset, RW mixed (MB/sec)
cesses on DCPM. The Y-axis is the MLC throughput, and
the usage guide shows the remaining MLC options described
in Section 3.2.2.
The results shows that the interference performances were
less than half of the non-interference performances even when
the MLC was executed with DRAM (See the portion of
“MLC + RDMA(DCPM)”). In particular, when the MLC
options were W5+seq+DCPM, the MLC throughput be-
came 24% of the MLC only throughput. I guess that the
MLC throughput of DRAM became drastically slow down
because both DRAM and DCPM were connected to the
same CH. If many IO accesses are concentrated to DCPM,
IO accesses for DRAM may be waited till the completion of
DCPM accesses (See figure 1).
However, when the server’s memory area for ib write bw+
was DRAM, small throughput falls occurred (lowered less
than 20%) (See the portion of “MLC + RDMA(DRAM)”).
ib_write_bw+ performance.
Figure 6 shows the ib write bw+ throughput when
ib write bw+ and MLC were co-executed. Both the X-axis
and the usage guide are almost the same as Figure 5. The
Y-axis is the throughput for ten-multiplex ib write bw+ ex-
ecutions.
The results shows less than 20% degradation when the
server’s memory area for ib write bw+ was DCPM. More-
over, tiny throughput falls occurred when the server’s mem-
ory area for ib write bw+ was DRAM.
The previous paragraph showed that the MLC perfor-
mance was drastically slow down when the ib write bw+
was executed to DCPM. However, the ib write bw+ per-
formance was tiny slow down even if the MLC target was
DCPM. I guess that the implementation for Intel’s MC brings
this phenomenon.
MLC performance when traffic for ib_write_bw+ was
changed.
From the results so far, this paper has indidated that MLC
throughput is drastically changed when ib write bw+ using
DCPM and MLC are co-executed. I also investigated the
MLC throughput when both the amount of RDMA access
for DCPM and the RDMA access patterns were changed.
Both can be adjusted by changing the parameters for
ib write bw+. In particular, the RDMA operations were
not only RDMA Read/Write mixed but also Read-only and
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Write-only. The multiplex values for ib write bw+ ranged
from 2 to 12 so as to change the amount of RDMA access.
The MLC operations were R, W2, and W5 when the offset
was sequential to DRAM.
Figure 7 shows the results. The usage guide indicates the
multiplex value for ib write bw+. All of the results (R, W2,
and W5) indicate that RDMA Write only caused the inter-
ference to be big even when the multiplex value was small.
However, both RDMA Read-only and RDMA Read/Write
mixed increased the interference as the multiplex value in-
creased. Figure 8 indicates the rate for each result when
the result of MLC-only was 1.00. It can be seen that in-
terference was big for RDMA Write-only. In particular, the
MLC throughput co-executing with ib write bw+ was 18%
of MLC-only when the ib write bw+ options were four mul-
tiplexes and RDMA Write-only and the MLC option was
W5.
To determine the reason for Figure 7 and 8, the read and
write latency were also investigated by using the Platform
Profiler feature of Intel®VTune Amplifier 2019. Figure 9
shows the results for read latency, and Figure 10 shows those
for write latency.
First, RDMA Write-only is discussed. Both read and
write latencies were higher when the multiplex value was
smaller as can be seen from the results of both figures.
The MLC throughput slowed down when these latencies in-
creased.
Next is RDMA Read-only. The read latencies were stable
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Figure 9: DCPM read latency when using Intel
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when the MLC was executed with the R option, and the
read latencies became a little lower when the multiplex value
was bigger with the W2 and W5 options. The amount of
RDMA read accesses was bigger when the multiplex value
was bigger. Then, the increases for RDMA read accesses
afforded the large interference.
Last is RDMA Read/Write mixed. Both read and write
latencies were higher when the multiplex value was bigger,
and the amount of RDMA read/write accesses was bigger
when the multiplex value was bigger. This is why the large
interference for MLC throughput.
4. DISCUSSION
From the results of Section 3.4, the MLC throughput dras-
tically changed when both ib write bw+ for the DCPM area
and MLC for the DRAM/DCPM area were executed simul-
taneously. However, the ib write bw+ throughput changed
a little (up to 20%). Then, I proposed that some kind of
throttling technique for the DCPM access from remote non-
DCPM server (ib write bw+ in this paper) was needed when
this interference occurred. For example, when a program
executes many RDMA requests for DCPM, it checks the
amount of MC accesses by using the CPU’s statistical func-
tion. If the amount of MC access is bigger, the program
should reduce the number of RDMA requests until the in-
terference is not occurred. Figure 8 indicated that the inter-
ferences for Read-only and Read/Write mixed RDMA were
not occurred when the number of ib write bw+ process was
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Figure 10: DCPM write latency when using Intel
VTune (ns)
smaller. When Write-only RDMA, I confirmed that the in-
terference was not occurred when the ib write bw+ was exe-
cuted by using one HCA pair only. I will study the throttling
technique in the future work.
Imamura et al.[6] reported that the interference on this hy-
brid memory system is significantly different from that on
a conventional DRAM-only memory system when several
applications were executed on same server simultaneously.
He also indicated that DRAM access may be changed be-
cause the write queue in MC keeps a large number of write
requests. Moreover, DRAM access starts to be changed
when the write latency for DCPM reaches 1.5 micro seconds.
The results for this paper also indicated the interference
between DCPM accessing application when useing RDMA
and DRAM accessing application when using MLC. How-
ever, from this paper’s results, the DRAM access started to
be changed when the write latency for DCPM was from 0.7
to 0.9 micro seconds. Both the MLC and RDMA execution
shared the resources from MC to DRAM or DCPM. There-
fore, the MLC throughput changed because some resource
competition for MC occurred. The resource competition
points may include a new point other than Imamura’s report
because of the difference in the write latency for DCPM.
5. RELATED WORK
Many research papers already have evaluated DCPM. Izraele-
vitz et al.[11] evaluated each DCPM function exhaustively.
Renon et al.[16] executed a basic evaluation for applying
database logging. Hirofuchi et al.[5] executed an evaluation
for applying virtual machines (VMs). Weiland et al. [17]
executed an evaluation for high-performance scientific appli-
cations. These pieces of research indicated that the latency
for DCPM changed between 100 ns and 800 ns according to
their access pattern for DCPM.
6. CONCLUSION
This paper evaluated interference for when DRAM ac-
cess from a local server and DCPM access from a remote
non-DCPM server was executed simultaneously. An In-
tel®Memory Latency Checker (Intel MLC) was used as the
DRAM access application, and the the ib write bw, an In-
finiBand Verbs Performance Test, extended tool was used as
the DCPM access application, called “ib write bw+”.
This paper showed the interference on this hybrid memory
system is significantly different from that on a conventional
DRAM-only memory system. I moreover propose that some
kind of throttling technique for DCPM access from remote
non-DCPM server is needed when this interference occurs.
I would like to study the throttling technique in the future.
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